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Abstract—A hybrid vision chip is presented for real-time
object-based processing for tasks such as positioning and sizing of
enclosed objects. This system presents the ﬁrst artiﬁcial silicon
retina capable of position and size determination of multiple
objects in true parallel fashion. Based on a novel distributed
algorithm, this approach uses the input image to enclose a
feedback loop to realise a data-driven pulsating action. The
fabricated device is shown to achieve a computation-efﬁciency
of at least 725 million instructions per second per milliwatt and
capable of processing up to 2000 frames per second.
I. INTRODUCTION
Centroid detection and target tracking have been tasks
traditionally associated with advanced military and space
applications. However these same tasks are fundamental to
the more generic ﬁeld of image recognition. Traditional image
processing techniques effectively perform low-level tasks such
as conditioning and ﬁltering but typically output a matrix of
pixels, constituting an image. For perceptive vision applica-
tions it is paramount to cluster together pixels in a region of
interest and provide a single entity. This task is often referred
to as object segmentation. Having performed this, it is useful
to deﬁne the object using a co-ordinate and magnitude to
represent its centroid and size respectively. Having such high-
level information available can provide enhanced and added
functionality to several applications. For example, in machine
vision for autonomous navigation, automation of surveillance
or security camera tasks, image stabilisation for medical
instrumentation and biochemical cellular migration/population
analysis.
Previous work has produced many centroiding vision chips,
Eg. [1] [2] based on the centre-of-mass (COM) computation
utilising two (i.e. row and column) one-dimensional summa-
tions at the side of the array. Other systems have combined
this with additional functionality, for example, to combine
centroiding with motion detection [3] [4] or embed an APS
imager [5]. Multiple centroid capability has been achieved by
using a window and search type algorithm to direct the COM
computation [6] [7].
This paper reports the ﬁrst vision chip capable of object-
position detecting and sizing of unlimited objects in genuine
parallelism.
II. BIO-PULSATING CONTOUR REDUCTION ALGORITHM
This system directly implements the “Bio-pulsating Contour
Reduction” algorithm [8], designed for object-based process-
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Fig. 1. The regular cell layout (top) and ﬂoorplan (bottom). The cell size
is 85µm×85µm with 30µm×30µm active photodiode area, giving a 12.5%
surface ﬁll factor. Metal layers 5 and 6 have been excluded for clarity.
ing including positioning and sizing of simple objects. Circular
blob-like objects with an intensity differing from the back-
ground level can be segmented and their size and position
(“centroid”) determined using a distributed binary algorithm.
It is important to stress that the detected “centroid” is only
an accurate centre-of-mass (COM) for regular, round objects,
otherwise this represents an estimation to object position.
This uses an edge-detection technique to form the contours
and trigger the data-driven processing. On detection of an
object boundary, the initial state for the signal ﬂow is set. By
propagating an inward ﬁll, the contour can be reduced until
it converges to the “centre”. The central point is detected by
utilising spatiotemporal integration. On “centroid” detection,
the object is reset and output transmitted, thus realising an in-
ward pulsating action. Furthermore, the frequency of pulsation
can be directly used to determine the object size.
III. SYSTEM ARCHITECTURE AND CIRCUIT
IMPLEMENTATION
The complete system architecture and circuit implemen-
tation is illustrated in Fig. 2. The architecture consists of
three main components: the address-event communication
hardware, the current distribution network and the distrib-
uted pixel processing array. The address-event communication
implements a fully-arbitrated scheme adapted from [9] (cir-
cuits shown in Fig. 2c). The current distribution network is
used to duplicate bias currents at close physical proximity
and thus reduce mismatch error. The pixel implementation
(layout and ﬂoorplan given in Fig. 1) consists of three main
components: the photodiode (30µm×30µm n-well/p-substrate
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Fig. 2. Implementation details for the Micropower Object Positioning Vision Processor. Shown are: (a) General system architecture, (b) in-pixel organisation,
(c) Address-Event Representation circuits, (d) Analogue Signal Processing circuits and (e) Asynchronous Binary Processing Circuits.
parasitic junction), Analogue Signal Processor (ASP) and
Asynchronous Binary Processor (ABP).
A. ASP Circuits (Fig. 2d)
These circuits feature extract two binary signals per pixel
(THRESHOLD and CONTOUR) from the input image.
1) Threshold Detection: Current-mode averaging and cur-
rent comparator circuits are used to generate the THRESH-
OLD signal indicating whether a pixels intensity is below or
above the global average.
2) Edge/Contour Detection: A comparator based on a
current-starved differential pair [10] is used to edge detect
between every two adjacent pixels. Subsequently, using EDGE
signals from adjacent pixels, the CONTOUR signal is pro-
duced on determining a continuous edge.
B. ABP Circuits (Fig. 2e)
These circuits facilitate the distributed binary algorithm to
“centroid” detect acting upon binary outputs of the ASP.
1) FILL state machine: This determines when a pixels ﬁll
status becomes asserted, facilitating the inward “ﬁll”. This is
either due to the pixel lying on a object contour or to an inward
propagation.
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Fig. 3. Test images with pixel grid overlayed indicating measured centroid
position and size. Included are: (a-c) Regular objects, (d-f) Irregular objects
and (g-i) Multiple objects.
2) Artiﬁcial Delay: This limits the rate of inward propaga-
tion, i.e. an artiﬁcial delay is inserted before each pixels “Set
FILL” logic. The delay is created by thresholding to capacitive
charging of a bias current.
3) CENTROID state machine: This determines whether a
CENTRE has been detected, by aggregating FILL inputs from
surrounding cells.
4) RESET state machine: This determines when a pixels
ﬁll status becomes reset, facilitating the outward “unﬁll” or
back-propagation. This is either due to the pixel detecting a
CENTRE or to a back-propagation.
IV. FABRICATED SYSTEM
A. General Functionality
A custom testboard setup (Microcontroller/PC-based AER
readout) has been developed to conﬁrm system functionality
within the intended design speciﬁcations. Sample images,
projected onto the chip and corresponding measurements are
presented in Fig. 3. This illustrates both single and multiple
object position and size determination. Typically the measured
object position and size measurements are within the actual
boundaries. Furthermore, uneven objects are successfully de-
tected but with inaccurate centroid and position estimates,
again within the actual object boundaries (see Fig. 3e,f).
However, overlapping objects are detected as a single uneven
object (Fig. 3d).
B. Measured Results
1) Accuracy: As expected this system is intrinsically lim-
ited to single pixel resolution. An interesting observation has
been a small random deviation (±2 pixels) in object position,
resulting in a similar deviation in object size. This is able
(a)
(b)
Fig. 4. Pseudo-dithering providing increased accuracy through successive
averaging for object (a) position and (b) radius.
µ
Fig. 5. Dependance of process time on bias current, for input images with
maximum objects sizes of 3, 4, 5, 6 and 8 pixel radius.
to provide sub-pixel accuracy (through successive averaging)
having a pseudo-dithering effect. This is explained due to
an edge effect caused by an imperfectly focused image or
a graded object boundary. Subsequently, the static (spatial)
ﬁxed-pattern noise (FPN) coupled with the (temporal) ﬂicker
noise within the edge detector blocks provide this statistically-
biased dithering effect. This results in a mechanism to enable
processing time to be tradable with accuracy, illustrated by the
trend shown in Fig. 4.
2) Processing Time: Although the asynchronous nature of
this system produces temporally uncorrelated events between
different objects (due to the local resetting), the algorithm can
be run in a “single-shot” mode. This can be used by applying a
clock to the global reset input, therefore realising a clocked or
frame-based output. The limiting factor to processing speed is
the maximum object size being analysed, i.e. contour reduction
cycle. This can be tuned as the internal propagation delay is
controlled by the bias current, illustrated in Fig. 5.
3) Power Consumption: The measured power consumption
is generally within ±10% the simulated levels. The effect of
illumination and bias current on power consumption is illus-
trated in Fig. 6. An unusual feature is that by decreasing bias
current (below the 2.5nA nominal) it substantially increases
power consumption. This is because the transconductance
µµ
µ
µ
µ
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Fig. 6. Measured total system current consumption illustrating dependance
on (a) illumination level and (b) edge detection bias current.
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Fig. 7. Microphotograph of the Micropower Object Positioning Vision
Processor.
within the edge comparators is reduced, causing the digital
logic to operate with intermediate voltage inputs.
V. CONCLUSION
A vision processing chip has been presented for object
position and size determination. It is the ﬁrst system report-
ing parallel, multiple object (unlimited) processing capability.
Furthermore, the developed system demonstrates high com-
putational efﬁciency; implementing a computationally inten-
sive algorithm with micropower consumption. The fabricated
system (microphotograph shown in Fig. 7) has shown to
utilise ﬁxed pattern noise favourably; both reducing power
consumption (through increased mismatch on edge detectors)
and increased accuracy for moving objects (through dithering
with successive sampling). The achieved system speciﬁcation
is summarised in Table. I.
Technology UMC 0.18µm MM/RF CMOS
Supply voltage 1.8V core (3.3V I/O)
Bias current range 50nA to 2µA (for Iaer)
250pA to 10nA (for Ibias)
50pA to 2nA (for Itune)
Photosensitivity 100nW/cm2 to 100mW/cm2
Responsivity 0.32A/Wcm2 (λ=650nm)
Pixel size 85µm× 85µm
Surface ﬁll factor 12.46%
Pixel device count 277
Pixel power †96.48 nW (total)
Die dimensions 5mm × 5mm
Array size 48 × 48 pixels
System device count 745,200
System power †243.6 µW (total)
Accuracy (centroid and radius) ±1 pixel
Equivalent image process time 0.5ms
Address-event bandwidth 0.61 MHz (at Iaer=1µA)
Equivalent computational efﬁciency †1.38 µW per MIPS
†For n=5, r=10, IphotoAv=6µW/cm2, Ibias=2.5nA, Itune=250pA
TABLE I
SYSTEM PROPERTIES AND PERFORMANCE SUMMARY
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